Software Engineer II
Cadence- Location
- HSINCHU
- Workplace
- —
- Employment
- —
- Salary
- —
Posted yesterday
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Description
As a member of our Placement Team, you will design, develop, maintain, and enhance our cutting-edge detailed placement technologies. You will work at the forefront of advanced semiconductor design, developing lithography-driven placement solutions for leading-edge process nodes.
The primary responsibility of this role is to design, develop, troubleshoot, and debug software applications on Unix/Linux platforms.
Core Responsibilities
- Lead the development and maintenance of core placement algorithms.
- Design, implement, and enhance advanced placement technologies and methodologies.
- Collaborate with the Routing and OPT teams to define and develop next-generation algorithms.
- Conduct peer code reviews and maintain high standards for code quality, scalability, thread safety, and test coverage.
- Work closely with cross-functional teams to improve solution quality, performance, and usability.
Requirements
- Strong software development skills in C/C++.
- Solid understanding of QoR (Quality of Results) and PPA (Performance, Power, and Area) optimization.
- Proven experience with EDA back-end design flows, including placement, timing analysis, optimization, and routing.
- Strong interest in and understanding of developing complex software systems on Unix/Linux platforms.
- Excellent verbal and written communication and presentation skills.
- Experience working with TSMC and semiconductor design companies is a strong plus.
- M.S. degree in Electrical Engineering, Computer Science, or a related field required; Ph.D. preferred.
We’re doing work that matters. Help us solve what others can’t.
Skills
- Unix
- Linux
- C
- C++
More jobs at Cadence
All 176Intern Digital Implementation
Cadence · VELIZY (Paris) · today
Internship Position (Digital Signoff Group)
Cadence · CORK 01 · yesterday
AI Intern - Technical Communications (System Design Analysis Group)
Cadence · CORK 01 · yesterday
Intern - CPG
Cadence · CORK 01 · yesterday
Lead Software Engineer
Cadence · Burlington, MA · USD 101,500–188,500/yr · yesterday
Similar roles
Senior Software Engineer, Backend Development (REC)
Appier · Taipei, Taiwan · today
(Sr.) Software Engineer (Python) - Hybrid
Zealogics.com · Hsinchu City · today
Senior System Software Engineer, SOC
NVIDIA · Taiwan, Taipei · Taiwan, Hsinchu · today
Senior Software Engineer, Data Backend (Ad Cloud)
Appier · Taipei, Taiwan · yesterday
Senior Embedded Software Firmware Platform Architect, Commercial Personal Systems *2
Hp · Taipei, Taipei City, Taiwan Region · yesterday
Senior Embedded Software Firmware Platform Architect, Commercial Personal Systems *2
Hp · Taipei, Taipei City, Taiwan Region · yesterday