
Verification Engineer II
Ambarella · US Headquarters
Weak hiring record · median 84 days open
Hiring signal
Actively hiring
Posted yesterday · still listed on the employer's own board · How we score
All reasons
- 68% of this employer's openings are over 60 days old
In its favour
- Posted yesterday
- Still listed on the employer's own board
- Publishes a salary range
AI Vision Processors For Edge Applications
Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.
Job Description
Ambarella is seeking a motivated Verification Engineer to develop and execute verification solutions for advanced SoCs used in video, image processing, computer vision, and AI applications.
You will work with established verification methodologies and modern agentic AI verification flows to develop tests, analyze failures, improve coverage, and accelerate debugging.
Key Responsibilities
- Develop and maintain verification testbenches using SystemVerilog, UVM, Verilog, C/C++, and Python.
- Create and execute verification plans for DSP blocks, control logic, processor cores, and specialized accelerators.
- Verify components of Ambarella's image processing pipeline, video input subsystem, compression engines, and neural network processors.
- Develop directed and constrained-random tests, assertions, checkers, and coverage models.
- Debug RTL and testbench failures, analyze simulation results, and resolve coverage gaps.
- Use and enhance agentic AI verification workflows for test generation, failure analysis, coverage improvement, and debugging automation.
- Develop Python scripts and utilities to automate verification and regression tasks.
- Collaborate with RTL design, architecture, and software teams.
Qualifications
- At least Bachelor’s (preferably Master's) degree in Electrical Engineering, Computer Engineering, or a related field.
- Strong understanding of digital logic design and computer architecture.
- Hands-on experience with Verilog/SystemVerilog and simulation-based verification.
- Familiarity with UVM, constrained-random testing, and functional coverage.
- Programming skills in Python and/or C/C++.
- Strong debugging, problem-solving, and communication skills.
The base range is $120,000-$160,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The successful candidate will have the opportunity to convert to a full-time regular position. We also offer new-hire RSU grants and the opportunity for annual RSU grants, as well as other highly competitive benefits
More jobs at Ambarella
All 23- Sr. Memory Validation EngineerAmbarella · US Headquarters · USD 152,000–179,000/yr11d ago
- Sr. System Software EngineerAmbarella · China Shanghai15d ago
- Senior Software EngineerAmbarella · US Ohio21d ago
- Neural Network Compression EngineerAmbarella · Taiwan Hsinchu28d ago
- Autonomous Driving Algorithm & Systems EngineerAmbarella · Taiwan Hsinchu1mo ago
Similar roles
- Design and Verification Engineer InternBooz Allen · Beavercreek, OH · USD 55,200–126,000/yr6d ago
- Verification EngineerImc · Chicago, United States · USD 175,000–225,000/yr3d ago
- Senior FPGA Verification Engineer, Air Dominance and StrikeAnduril Industries · Costa Mesa, California, United States · USD 166,000–220,000/yrtoday
- FPGA Verification Engineer, Air Dominance and StrikeAnduril Industries · Costa Mesa, California, United States · USD 146,000–194,000/yrtoday
- Lead Digital Verification EngineerEfficient Computer · San Jose, CA · Pittsburgh, PA · Austin, TX · USD 200,000–230,000/yr5d ago
- Software Verification EngineerGE HealthCare · Madison4d ago